Appendix L

Submitted by: Submitted by

Views: 231

Words: 40712

Pages: 163

Category: Science and Technology

Date Submitted: 09/23/2013 12:04 AM

Report This Essay

L.1 L.2 L.3 L.4 L.5 L.6

L.7 L.8 L.9

Introduction The Early Development of Computers (Chapter 1) The Development of Memory Hierarchy and Protection (Chapter 2 and Appendix B) The Evolution of Instruction Sets (Appendices A, J, and K) The Development of Pipelining and Instruction-Level Parallelism (Chapter 3 and Appendices C and H) The Development of SIMD Supercomputers, Vector Computers, Multimedia SIMD Instruction Extensions, and Graphical Processor Units (Chapter 4) The History of Multiprocessors and Parallel Processing (Chapter 5 and Appendices F, G, and I) The Development of Clusters (Chapter 6) The History of Magnetic Storage, RAID, and I/O Buses (Appendix D)

L-2 L-2 L-9 L-16 L-26

L-42 L-54 L-72 L-77

L

Historical Perspectives and References

1

If . . . history . . . teaches us anything, it is that man in his quest for knowledge and progress is determined and cannot be deterred.

John F. Kennedy

Address at Rice University (1962)

Those who cannot remember the past are condemned to repeat it.

George Santayana

The Life of Reason (1905), Vol. 2, Chapter 3

L-2

Appendix L Historical Perspectives and References

L.1

Introduction

This appendix provides historical background on some of the key ideas presented in the chapters. We may trace the development of an idea through a series of machines or describe significant projects. If you are interested in examining the initial development of an idea or machine or are interested in further reading, references are provided at the end of each section. Section L.2 starts us off with the invention of the digital computer and corresponds to Chapter 1. Section L.3, on memory hierarchy, corresponds to Chapter 2 and Appendix B. Section L.4, on instruction set architecture, covers Appendices A, J, and K. Section L.5, on pipelining and instruction-level parallelism, corresponds to Chapter 3 and Appendices C and H. Section L.6, on data-level parallelism in vector, SIMD, and GPU architectures,...